PIC18F4455-I/ML【PDF 63/438 页】IC PIC MCU FLASH 12KX16 44QFN

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录3826

59页 60页 61页 62页 [63页]64页 65页 66页 67页

2009 Microchip Technology Inc.

DS39632E-page 153

PIC18F2455/2550/4455/4550

16.4

Enhanced PWM Mode

The Enhanced PWM mode provides additional PWM

output options for a broader range of control applica-

tions. The module is a backward compatible version of

the standard CCP module and offers up to four outputs,

designated P1A through P1D. Users are also able to

select the polarity of the signal (either active-high or

active-low). The module’s output mode and polarity are

configured

setting

the

P1M1:P1M0

and

CCP1M3:CCP1M0 bits of the CCP1CON register.

Figure 16-1 shows a simplified block diagram of PWM

operation. All control registers are double-buffered and

are loaded at the beginning of a new PWM cycle (the

period boundary when Timer2 resets) in order to

prevent glitches on any of the outputs. The exception is

the PWM Dead-Band Delay register, ECCP1DEL,

which is loaded at either the duty cycle boundary or the

boundary period (whichever comes first). Because of

the buffering, the module waits until the assigned timer

resets instead of starting immediately. This means that

Enhanced PWM waveforms do not exactly match the

standard PWM waveforms, but are instead offset by

one full instruction cycle (4 TOSC).

As before, the user must manually configure the

appropriate TRIS bits for output.

16.4.1

PWM PERIOD

The PWM period is specified by writing to the PR2

following equation:

EQUATION 16-1:

PWM frequency is defined as 1/ [PWM period]. When

TMR2 is equal to PR2, the following three events occur

on the next increment cycle:

TMR2 is cleared

The CCP1 pin is set (if PWM duty cycle = 0%, the

CCP1 pin will not be set)

The PWM duty cycle is copied from CCPR1L into

CCPR1H

FIGURE 16-1:

SIMPLIFIED BLOCK DIAGRAM OF THE ENHANCED PWM MODULE

Note:

The Timer2 postscaler (see Section 13.0

“Timer2 Module”) is not used in the

determination of the PWM frequency. The

postscaler could be used to have a servo

update rate at a different frequency than

the PWM output.

PWM Period = [(PR2) + 1] 4 TOSC

(TMR2 Prescale Value)

CCPR1L

CCPR1H (Slave)

Comparator

TMR2

Comparator

PR2

(Note 1)

Duty Cycle Registers

CCP1CON<5:4>

Clear Timer,

set CCP1 pin and

latch D.C.

Note: The 8-bit TMR2 register is concatenated with the 2-bit internal Q clock, or 2 bits of the prescaler, to create the 10-bit time

base.

TRISD<4>

CCP1/P1A

TRISD<5>

P1B

TRISD<6>

TRISD<7>

P1D

Output

Controller

P1M1:P1M0

CCP1M3:CCP1M0

ECCP1DEL

CCP1/P1A

P1B

P1C

P1D

P1C

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式